 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| BCM8129 (R) MULTI-RATE 10-GBPS SONET/SDH/10GE/FEC DEMUX FEATURES * 10-Gigabit MSA (Multi-Source Agreement) compliant * Fully integrated CDR and demultiplexer with limiting * * * * * * * * * amplifier 1:16 DEMUX with LVDS data outputs Decision Threshold Level adjustment Serial data polarity invert Bit order reversal Lock detect Exceeds SONET jitter requirements Core power supply: 1.8V SUMMARY OF BENEFITS * Compliant with Optical Internetworking Forum (OIF), Phase adjustment (Typical 35 ps range with 2.5ps granularity) Telcordia, ITU-T, ANSI, and IEEE 802.3ae industry standards. * Reduces design cycle and time to market. * High level of integration allows for higher port density solutions. * Uses the most effective silicon economy of scale for CMOSbased devices. * Low-power consumption eliminates the need for external cooling sources. APPLICATIONS * * * * * * * * OC-192/STM-64/10GE transmission equipment SONET/SDH optical modules ADD/DROP multiplexers Digital cross-connects ATM switch backbones SONET test equipment Terabit routers Edge routers I/O power supply: CML and LVDS at 1.8V, CMOS at 1.8V or 3.3V * Power consumption: 950 mW * Standard CMOS fabrication process * 143-pin BGA package BCM8129 Functional Block Diagram Network Interface Processor ORX ORX 10-Gb Serial Data BCM8129 ORX ORX BCM8128 XSBI (16-Bits) Parallel Data XSBI (16-Bits) Parallel Data Network Interface Processor BCM8128 BCM8129 OVERVIEW RB_LD TH_LOS0/1/2 RB_SLOS POLSEL RxDOUT0P LOS DETECT LOSB OUTPUT REGISTER RDINP CML 10 G Serial Input RxDOUT0N 1:16 DEMUX RDINN LVDS 16-Bit XSBI Output RB_OFFSETP/N ENB_OFFSET RxDOUT15P LSBSEL RxDOUT15N RxREFCLKP Divide by 16 or 64 LVPECL Reference Clock RxREFCLKN RxRATESEL0/1 RxMUTEDOUT VCP VCN RxLCKREF RxREFSEL RxMUTEPOCLK RxMUTEMCLK RxPHSADJ0/1/2 RxPOCLKP Divide-by-16 RxPOCLKN Divide by 16 LVDS Clock Output CDR RxMCLKP Divide-by-4 RxMCLKN Divide by 16 or 64 LVDS Clock Output RxLOCKERR The BCM8129 is a fully integrated MSA-compliant quad-rate SONET/ SDH/10GE receiver operating at OC-192 (9.953 Gbps), 10GE (10.3125 Gbps), 10GFC (10.315 Gbps), and different FEC (Forward Error Correction) data rates (10.664/10.709, 11.096, or 11.31 Gbps) with deserializer, clock and data recovery (CDR), loss-of-signal (LOS) detection circuitry and advanced feature set. The BCM8129 provides high-jitter tolerance and low-jitter generation to comply with Optical Internetworking Forum (OIF), IEEE 802.3ae, Telcordia, ANSI, and ITU-T standards. The BCM8129 reference clock input frequency is user-selectable to the line rate divided by either 16 or 64. The reference clock output and the LVDS receive parallel bus output can be squelched under user control. The BCM8129 can be powered with a single 1.8V supply or dual 1.8/ 3.3V supply without any special power supply sequencing requirements. The BCM8129 comes in a 15 x 15 mm, 143-pin BGA package. Broadcom(R), the pulse logo, and Connecting everything(R) are trademarks of Broadcom Corporation and/ or its subsidiaries in the United States and certain other countries. All other trademarks mentioned are the property of their respective owners. (R) BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Irvine, California 92619-7013 (c) 2004 by BROADCOM CORPORATION. All rights reserved. 8129-PB02-R 04/13/04 Phone: 949-450-8700 Fax: 949-450-8710 E-mail: info@broadcom.com Web: www.broadcom.com |
Price & Availability of BCM8129
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |